XOR-CPU OPERATION MANUAL



- - FORER OR JUNP TO EPROM
 - 258月16年 376代ALLEL FORTS
- · MUMBBY MARAGEMENT DH A HE & A H
- · WEINATT STATE CIPTION
- · INDEPENDENT BALLS PLATES S6 to 10,008



DEALER: U.S. MICRO SALES 18582 Ashembili) June Huntingtur Beach, CA 92649 (714) 898-1492 CUSTOMEN 820VICE: CUSTOMEN 820VICE: C140 898-5625

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
	1
	1
	1
3. XOR 64K Dynamic Ham	2
SERIAL I/O BAUD RATE SELECT	2
CPU DIP SWITCH	3
PIN OUT OF SERIAL CONNECTOR	
DADALLEL INTERFACE AND PIN OUT	4
	4
PARALLEL 8255 PIN OUT	4
	4
8255 CHIP	5
PARALLEL PRINTER DRIVERS	6
PARALLEL CABLE WIRING	7
JUMPER OPTIONS	
	7
	7
	7
	7
J6 E PROM DISABLE	7
J7 I/O PORT ADDRESSES	, 7
J8 MEMORY WRITE	
J9 POWER ON JUMPER DISABLE	7
VECTOR INTERRUPT RESPONSE and CTC CHIP	7
MATT STATE ON M4 STRENT	8
	8
2 OF 4 MHZ SELECT	9
2716 TO 2708 EPROM SELECT (REV 6)	ĝ
2716 TO 2732 EPROM SELECT (REV C)	10
POWER ON JUMP CIRCUIT	
VENDRY NANAGEMENT CIRCUIT	11
	12
PROGRAMMABLE BAUD RATE	13
PORT ASSIGNMENTS	13
SERIAL PORT INITIALIZATION (8251 and SID)	13
SERIAL PORT INITIALIZATION (825) and 510,	15
STATUS FLAGS FOR REV B CPU WITH 8251	15
STATUS FLAGS FOR REV C CPU WITH SIO	
PORT ASSIGNMENTS ON OPTIONAL 4 PORT SERIAL BOARD	15
ON BOARD MONITOR MONITOR COMMANDS	16
	16
	16
L (LOAD)	16
F (FILL)	16
M (MOVE)	
V (VIEW)	16
G (GO)	16
H (HEX)	16
X (EXAMINE)	16
	17
SERVICE POLICY	18
PARTS LOCATING DIAGRAM REV B	19
PARTS LOCATING DIAGRAM REV C	
CPU REV B PARTS LIST	. 20
PARTS LIST CPU REV B (CON'T)	, 21
CPU REV C PARTS LIST	. 22
PARTS LIST CPU REV C (CON'T)	. 23
	24
BLOCK DIAGRAM	

TABLE OF CONTENTS (Con't)

X D S PROM NUMBERING C	ONVENTIONS	3				• •	• •	25
APPENDIX A					• •	• •	••	29
CPU C ADDENDUM								31
NOTES TO MODIFY FOR	USE WITH	WDC HD	ADAPT	ER.				31
HARD DISK NOTES						• •	• •	32
WDC PIGGYBACK REV A	PARTS LIS	51				• •		33
XOR WDC INTERFACE .				• •	• •	* *		
WDC INTERFACE PARTS	LOCATING	DIAGRAM				• •	• •	34

~____

GENERAL DESCRIPTION

The XOR CPU was developed in 1977 and since then has undergone numerous design changes to take advantage of advancements in technology, and to conform to the IEEE 696 S-100 standards.

A typical personal or business computer can see configured with only three boards and a mainframe power supply.

- 1. XOR CPU
 - . Z80A 4 Mhz processor
 - . 2 Serial RS-232 I/O ports 8251
 - . 3 8 Bit parallel I/O ports 8255
 - . On board 2716 monitor prom
 - . M1 wait state generation
 - . Memory management on A16-A17
 - . The 8251's have been upgraded to 2716/2732
 - . ZBO DART/SIO
 - Board can now be used as a network slave or master.
 - . Pull up resistors are now installed on DTR, CTS lines on the A and B RS232 adapter cards.

2. XOR DSK

- . WD 1795 Controller chip set
- . Single Density IBM 3740
- . XOR Double Density 8 in
- . Concurrent 8 in and 5 in operation

3. XOR 64K Dynamic Ram . Featuring 4116 250ns

SERIAL I/O BAUD RATE SELECT

CPU DIP SWITCH

The 8 position DIP switch at the lower right hand corner of the board is broken into two 4 bit sections. The upper 4 bits select the IO baud for the left 8251 and the lower 4 bits select the baud for the right. We connect the left 8251 to the "A" paddle card and the right one to the "B" paddle card. The paddle cards are mounted to the rear panel and make strapping adjustments easier. The "A" port is committed in the CP/M bios software to the printer, and the "B" port to the CRT Terminal.

The switches are used in a binary pattern to set the rates as follows:

DIP Switch

						-											
					C)FF		ON									
					В			 [] []	Set	ial t A for BAU('t }	[Pr	int	er]	
			x	-	C D	 [] [] 	F	[] 	Set	ial t B for O BAL	-	ht)	(т	8rm	ina	al]	
Baud	D - 1	C	В	A 					8aud		D	C	B	A			
50 75		0 0	0 0	0 X	[[00H 01H)]		12 18			X O	X O	x 0	({	07H 08H	
110	1 0	0	х	0	ſ	02H)		20		X	0	0	х	E	09H	
134.5	0	0	Х	Х	(03H)		24		X	0	Х	0	ſ	DAH	
150	1 0	Х	0	0	í	04H)		36	00	X	0	Х	Х	E	OBH	
300	1 0	Х	0	Х	(05H)		48	00	X	Х	0	0	(OCH	

)))))

E

ODH)

(OEH)

(OFH)

X

0

Х

X

| X

7200

9600

19200

Х

Х

Х

0

Х

Х

NOTE:

600

10

1

X X O

(06H)

Make sure when using the above chart that the positions we show correspond to the type of switch you have on the board. Different manufacturers have the "ON" position on differents sides of the switch.

PIN OUT OF SERIAL CONNECTOR

The pin out of the RS-232 connector is as follows:

QND 2 °	° DTR	RCV DATA	° CTS	° +12 P.U.	° S19 GND	° DTR	 RCV DATA 	° CTS	° GND
10	0	0	0	0	0	٥	٥	0	ο.
GND	XMIT DATA	RTS	DSR	+5	–12 P.U.	XMIT DATA	RTS	DSR	GND
PC	RT	· A					PC)R	ТΒ

As an option we can supply a 26 pin ribbon connector with two connectors on one end and one on the other. When mated with a pair of our A and B paddle cards a neat interface to a standard RS-232 connector (chassis mount) may be realized. The cable assembly looks like this.

This cable is is available from your nearest U.S. MICRO SALES office, under stock # C-6000-16.



PORT ADDRESSES

The port addresses for the parallel port are as follows:

Port A=04H Port B=05H Port C=06H CMD =07H

PARALLEL 8255 PIN OUT

The Parallel 8255 pin out is as follows:

8255 CHIP

The 8255 chip tech sheet can be found in the appendix.

The chip is programmable in so many configurations that it is not possible to offer an adequate operational guide. Basically the device has three 8 bit ports, A, B, and C. A can be simultaneously input and output. B can be commanded to be an input or an output. C can be part in and part out, or linked with A & 8 [4 bits each] for handshaking. We have included in the pinout the CS (chip select) line to the 8255. It may have some use in certain applications where buffers are remotely attached to the fairly weak output of the device.

æ

PARALLEL PRINTER DRIVERS

Three methods may be used to "turn on" this driver. As shipped the bios drives the serial port "A" on the CPU with all CP/M list outputs. To switch all output to the parallel port on a temporary basis you can set a byte in memory at EE33H to a O5H. This can be done with DDT or BASIC with "POKE" instruction. This memory can be calculated for different system sizes by picking up the bios jump table and can be calculated for different system the sizes by picking up the warm boot entry address at memory location 1 and 2, and adding 30H to that address. (30H = 48)decimal)

A second method, which is permanent for the disk that the change was made on and all copies of that disk is to use the system utility DDUMP.COM to modify the byte on the system tracks of the floppy. You will find the bios jump table on track 1 sector 20.

DDUMP <cr></cr>	(OPERATOR INPUT) (Program response)
T 1 S 20 EDIT <cr></cr>	(OPERATOR INPUT)
- EDIT	(PROGRAM RESPONSE)
33 <cr></cr>	(OPERATOR INPUT)
0033 00	(PROGRAM RESPONSE)
05 <cr></cr>	(OPERATOR INPUT)
. <cr></cr>	(OPERATOR INPUT) TERMINATES EDIT
WRITE <cr></cr>	(OPERATOR INPUT) WRITES YOUR EDIT TO DISK
10	(OPERATOR INPUT) RETURNS TO CP/M

A third method is to use a text editor to modify the bios source code module IO.ASM which contains the bios jump table. You will need the Digital Research MAC assembler to do this. It may be purchased from your closest U S MICRO SALES OFFICE.

Obviously if you should want to switch back to serial output, the same byte should be set to a "O".

Note that a complex printer driver option has been supplied in the form of CXLST.ASM and its associated PRINTER.COM. CXLST may require modification to get your printer to work properly. In the command submit file BLKSYS61.SUB, several modules are concatenated by PIP.COM to assemble the system bios. If you plan on changing anything, just tackle the module you need and generate a whole new bios by doing another submit. Up to six printer drivers can be resident in the bios at one time using CXLST.

PARALLEL CABLE WIRING

This cable is used for Centronics interface printers. It uses a 8255, PAO-7 are used for data transfer, PBO-7 are tied together for data strobe PC6 for ACK from printer.

NOTE: This cable is available from your U S MICRO SALES SALES OFFICE.

	26 P i	n			_	36 P	'in	-
	PU CAE		-		_	CENT.	CON	١.
Ur	(1)	ADO	, 	->		DO	(2)	
	(2)	AD1		->		D1	(3)	Ρ
	(3)	AD2		->		D2	[4]	R
8	(4)	AD3		->		D3	(5)	I
2	(5)	AD4		->		D4	(6)	N
5	(6)	AD5	, 	->		D5	[7]	Т
5	(7)	AD6		->		D6	(8)	E
	(8)	AD7		->		D7	(9)	R
(!	9-16)6			->		STROBE	(1)	
	(21)	CD4	 	<-		ON LINE	[13]	
	(22)	C D 5		<-		BUSY	[11]	
	(23)	CD6	 	<-		ACK	(10)	
	(26)	GND		<->			(16) (14)	
<u> </u>			+ 				ιι η] 	

CPU 8255 connector pinout looking from front with edge connector at bottom.



Part location diagrams showing locations of jumpers and a more complete definition of options follows this section.

- J1 WAIT/NO WAIT The wait/no wait jumper j1 is located above the Z80 CPU and is to the left.
- J2 2 OR 4 MHZ SELECT

The XOR CPU can run at either 2 or 4 Mhz. The speed is selected by jumper j2. The jumper is located between the two I/O port connectors and is the jumper to the left.

Note: The clock signal that appears on the bus is always 2 Mhz regardless of the speed at which the CPU is operating.

J4-5 EPROM SELECT

To select an Eprom move both jumpers J4 and J5 to the upper position for a 2716 and to the lower position for a 2708. These jumpers are located near the top of the board to the left of the 8255 (REV 8 CPU). With the REV C CPU the upper jumper is the 2716 and the lower position is the 2732.

J6 E PROM DISABLE

Jumper J6 when placed in the left position will permanently disable the E prom. When enabled the Prom may be used exactly as it has been in the past. It is located above the Z80 CPU and is the jumper to the right. (CPU B only)

J7 I/O PORT ADDRESSES

The I/O ports will be addressed at ports O-F when jumper J7 is in the right hand position, and 10H to 1FH when the jumper is in the left hand position. It is located between the two I/O port connectors at the top of the board and is the jumper to the left.

J8 MEMORY WRITE

Jumper J8 is memory write and is normally jumpered. To operate with an IMSAI type front panel it must be removed. It is located between two ic's near the bottom of the board.

J9 POWER ON JUMPER DISABLE Jumper J9 when placed in the up position will cause the Z-80 to jump to system RAM after a reset. It is located close to the bottom of the board next to the two resistors.

VECTOR INTERRUPT RESPONSE and CTC CHIP

A header at the top of the board connects the various interrupt and timing capabilities of the Zilog CTC Timer chip to their chosen destinations. (The CTC Chip is an option available from your nearest U.S. Micro Sales, sales office.)

WAIT STATE ON M1 CIRCUIT

Jumper J1 allows the user to insert 0 or 1 wait state to each instruction fetch (M1) cycle. J1 is located above the Z80 CPU and is to the left.

5	Ъ	0	0 0	5
NW		W	NW	W
No W	ait St	ates	1 M1 W	ait State

To get the best system performance at a low cost, it is highly advisable to run the CPU at 4 Mhz with no wait state.

2 OR 4 MHZ SELECT

The XOR CPU can run at either 2 or 4 Mhz. The speed is selected by jumper j2. The jumper is located between the two I/O port connectors and is the jumper to the right.

Note: The clock signal that appears on the bus is always 2 Mhz regardless of the speed at which the CPU is operating.

2716 TO 2708 EPROM SELECT (REV B) 2716 TO 2732 EPROM SELECT (REV C)

The XOR CPU B is designed for use with either a 2708 or a 5V only type 2716 [Intel/Mostek], selected by J4, J5.



The Eprom always occupies F800 to FFFF, when enabled whether a 2708 or a 2716 is used.

If it is desired the XOR CPU can be modified for use with the TI 2716 (+5, -5, +12V). The 2708/2716 jumpers should be in the 2708 position. Pins 18 and 20 are affected. Pin 18 is PD/PGM on the 5 V part and CS on the TI part. Pin 20 is CS on the 5 V part and A10 on the TI 2716. Therefore the following changes must be made on IC 88. (CPU B only)

The XOR CPU C is designed for use with either 2716 or 2732, selected by J4-J5. (See Jumper Options) 2732 starts at FOOO.

From Pin	To Pin	
IC 88 18	GND -	Cut these traces
IC 8B 20	CS _	Cut these traces at IC 8B
IC 8B 18	IC 9C p6	Install these jumpers on
IC 88 20	IC 5B p40	the back of the board

VECTORED INTERRUPT RESPONSE

The Z-80 has three methods of responding to an interrupt. The XOR CPU supports all three modes. They are : Mode 0, an instruction can be placed on the bus; Mode 1, restart to CO38H; Mode 2, upon initialization an upper page vector is loaded into the Z-80 I register. At interrupt response time, Z-80 will respond with an M1 +IOREQ (an impossible normal combination). At this time the lower page address (which will be added to the upper page previously stored in I register) should appear on the data bus. The Z-80 will use these two bytes to point to a software address where the address of the interrupt routine is to be found.

POWER ON JUMP CIRCUIT

THE XOR CPU has an unusual and totally effective method of starting a computer after a reset. Conceptually the 2708 or 2716 EPROM appears at 0000H for the purpose of initializing the CPU. The EPROM may then be 'moved' to the last 2K of RAM and jumped to. What happens is the CPU executes a few instructions at 0000H, and jumps to itself at 62K. It then does a 'read' of an I/O port which changes the on-board addressing structure. After inputing port OA the EPROM may only be read at F800, not every 2k boundary as was the case before.

The EPROM may be left in the computer memory space at 62K at all times or removed by writing a 01H into I/O port 9. Writing a OO into I/O Port 9 will bring it back. RAM and EPROM may exist simultaneously at either the initial 0000 reset location or at the subsequentli directed F800 location. Memory writes or I/O functions are not disturbed by the co-existence of the EPROM only memory reads. By writing the correct code into Port 9, the EPROM may be toggled in and out disabling the ability to read from adjacent RAM.

To disable the Power on Jump to EPROM:

Cut the trace from IC 13C pin 13 to IC 10C pin 11, and install a jumper from pin 13 IC 13 to ground. With this modification, the EPROM can still be accessed normally from F800 to FFFF Hex, and it can also be enabled through I/O port OA hex. The above applies only to CPU B.

MEMORY MANAGEMENT CIRCUIT

Memory Management Lines A16 and A17.

The IEEE S-100 standard has assigned bus lines 16 and 17 to be extended address bits A16 and A17 respectively. The XOR CPU has on board I/O latches decoded to enable setting these lines to activate parallel banks of memory.

The XOR 64K Dynamic memory board will respond to this type of memory management scheme to allow up to 256K of memory to exist on any given S-100 bus with no conflict.

To set or reset the address lines A16 and A17 simply output the desired bit pattern on I/O port O8H. Bit O controls A16 and bit 1 controls A17 and bits 2 through 7 are ignored.

Example: To select the lowest 64K block of memory,

MVI A,00H OUT 08H A16=0, A17=0

to select the highest 64K block of memory,

MVI A,03H OUT D8H A16=1, A17=1

Note: A16 & A17 must be initialized in software to the desired levels after each system reset.

P-Sync is a signal output by an 8080 to indicate that CPU status can be latched off the data bus.

This signal is not produced on the Z80, and therefore must be simulated in order to make a CPU S-100 compatible. This is done as accurately as possible by generating a P-Sync on every MREQ that is not a RFSH and on every I/O operation. This circuitry is provided on the XOR CPU.



PROGRAMMABLE BAUD RATE

The 8116 can be written into under software control of the Z80 at port OBH to set the baud rate without removing the board from the computer. The lower 4 bits program the CPU serial channel A, and the upper 4 bits program channel B. The baud rate switch may be read through port OBH. The XOR 1.85 PROM reads this 8 bit switch and loads the 8116 accordingly. Your boot or system initialization software may choose to use these 8 bits (or some part of them) to signal other things to the system.

PORT ASSIGNMENTS

00 Channel "A" data Channel "A" status (See status flag below) 01 02 Channel "B" data Channel "B" status (See status flag below) 03 Parallel "A" data 04 05 Parailel "B" data 06 Parallel "C" data Parallel command port 07 08 Memory management 09 Prom Toggle, 00 = on 01 = off0A Boot prom disable Write/ Baud rate generator 0B Read/ Baud rate switch 00 CTC chan 1 CTC chan 2 if you have a hard disk system using OD. 0E CTC chan 3 the WD controller, these ports not CTC CMD available for CTC use. 0F

SERIAL PORT INITIALIZATION (8251 and SIO)

The following code is an example used to initialize the 8251 on the Rev B CPU or the SIO on the Rev C CPU.

; INITLIZE PERIPHERALS

;

;

	LXI	H,INZLST	; POINT AT INITLIZE LIST
INZLOOP	• :	•	;
	MOV	В,М	; GET # OF PARAMETERS
	INX	Н	;
	MOV	С,М	; GET PORT
	INX	H	;
	DCR	B	; TEST FOR D PARAMETERS
	INR	В	;
	JZ	PERIZFIN	; IF O THEN FINISHED
	OUTIR		; BLOCK OUTPUT
	JMP	INZLOOP	;
;		•	
; base	io addre	ess for the sio on the	rev c cpu
;			
INZLST:			;
			; ;
	IF	SIO	;

;

; SIO1 LIST DB DB DB DB DB DB DB DB DB DB DB DB DB	10 LSTSTAT 18H 1 00H 4 4CH 5 068H 3 41H 00 10 CONPORT 18H 1 00H 4 4 4CH 05 068H 3 41H 00	10 PARAMETERS TO SEND PORT TO SEND THEM 10 PARAMETERS TO SEND PORT TO SEND THEM
IF DB DB DB DB DB DB	I 8251 4 LSTSTAT DAAH 040H 0100\$1110B 0011\$0111B	4 PARAMETERS TO SEND PORT TO SEND THEM SET MODE RESET 1 STOP BIT, NO PARITY, 8 BITS, 16) RTS = 1, ERROR RESET, Rx ENABLED DTR = 1, Tx ENABLED
DB DB DB DB DB DB ENDIF DB	4 CONPORT OAAH 040H 0100\$1110B 0011\$0111B	4 PARAMETERS TO SEND PORT TO SEND THEM SET MODE RESET 1 STOP BIT, NO PARITY, 8 BITS, 18> RTS = 1, ERROR RESET, Rx ENABLED DTR = 1, Tx ENABLED END OF TABLE MARKER

~

.....

This initialization will set up 8 data bits, one stop bit and no parity. Your printers and terminals have to be set up to receive the same pattern.

STATUS FLAGS FOR REV B CPU WITH 8251

Status Flags (when you input status port, this is what byte will mean):

02 01 00 03 Bit: 07 06 05 04 TXE RXR TXR <-Output bit (RDY when Hi) DSR SY FE OE PE A |-----Input bit (RDY when Hi) Ports for the 8251 and the Serial IO are:

> A Status = 1 A Data = 0 (on left) B Status = 3 B Data = 2 (on right)

STATUS FLAGS FOR REV C CPU WITH SIO

Bit: 07 06 05 04 03 02 01 00 BRK TXU CTS SYN DTR TXR INT RXR <-Output bit (RDY when Hi) A [-----Input bit (RDY when Hi)

PORT ASSIGNMENTS ON OPTIONAL 4 PORT SERIAL BOARD

LOW SERIAL PORTS

	20	CHANNEL	A	DATA
	21	"	A	Status
	22	H	B	DATA
	23	H	B	Status
	24	11	C	DATA
	25	91	C	Status
	26	H	D	DATA
	27	H	D	Status
	34	BAU	JD RAT	TE SELECT
			HIG	I SERIAL PORTS
	A D	11	A	DATA
	A 1	11	A	STATUS
	A2	11	B	DATA
	A3	11	B	Status
	A 4	17	C	DATA
	A 5	11	C	Status
	A6	11	D	DATA
	A7	11	D	Status
PMMI	AA Mode	BAUI Em base ai		E SELECT S = CO

D (DUMP)

D (DUMP) -The dump command will accept 4 hex bytes, jump to the next field, accept 4 more hex bytes and then display all of the memory locations between those two addresses. If you should wish to enter the numbers without leading zeros, you may do so by hitting a carriage return. For example, you could dump location 2 to location 8 in the computer by typing D2 <cr> followed by 8 <cr>.

.....

.

And the second s

L (LOAD)

L (LOAD) - The load command will accept one 4 byte address and then display the contents of that memory location on the screen. The prompt character will allow you to replace what is in that location of memory with the data that you type onto the screen. If you merely want to look at system memory, you can enter a carriage return or a series of carriage returns. The memory locations will not be modified, but will only be displayed on the screen in sequential manner.

F (FILL)

F (FILL) - The "FILL" command accepts a 4 byte (starting) address, moves to the next field, accepts a second 4 byte (ending) address, moves to the next field and accepts a 2 byte set of data. At this point, the "FILL" command will automatically be executed, filling all system memory between the starting address and the ending address with the data character set.

M (MOVE)

M (MOVE) - The "MOVE" command operates in the same manner as the "FILL" command with the exception that the 4 byte addresses are, respectively, the address of the source data and the address of the memory location to which the source data is to be moved. The 2 bytes which are entered next indicate the size (number of bytes in hex) of the block of memory to be moved.

V (VIEW)

V (VIEW) - The "VIEW" command upon receiving a 4 byte starting memory location will display sixteen lines of ASCII data (640 bytes) on the CRT screen. Typing carriage returns following the initial display causes the next sequential 640 byte blocks to appear.

G (GO)

G (GO) Enter destination address.

H [HEX]

H (HEX) Hex String Locate, enter starting address, ending address string to locate.

X (EXAMINE)

X (EXAMINE BANK) For selecting a certain bank to write to in multi user systems.

SERVICE POLICY

We would hope that your XOR would never require service, however, we feel that with a thorough reading of the manual most problems will be resolved. Should you feel the need to consult with our Customer Service personnel, they will be happy to answer Please call the number (714-898-5525) during your questions. normal business hours.

If you should require service on your XOR it will be performed at the plant facilities in Huntington Beach, or at an authorized XOR Service Center.

Equipment will be accepted for service only after you have assigned a "Return Material Authorization Number", RMA. been This number may be obtained by calling the Customer Service Hot Line 714-898-5525. The following information will be required:

> The purchase date The serial number The problem

ALL shipments received without an RMA will be returned to the sender.

Warranty (6 months parts/labor, from the date of purchase) repairs will be made at no charge for parts and/or labor for XOR hardware only. Merchandise such as drives, terminals, and printers sold by US MICRO SALES as part of their systems will be sent back to the manufacturer for repair. Repair and freight charges for non-XOR merchandise will be billed to you by US MICRO All warranties are void if any portion of your computer SALES. system is altered by anyone other than factory authorized personnel.

Incoming freight MUST BE PREPAID, US MICRO SALES will not accept incoming freight which is marked COLLECT or COD. Shipping charges for the return of repaired equipment to you that is under warranti will be prepaid by US MICRO SALES except in cases where you specify method of shipment other than the one chosen by US MICRO SALES. All return shipping charges for equipment that is no longer under warranty are the responsibility of the party who sent the equipment for repairs.

SUGGESTIONS

If you should have any suggestions regarding the use of this manual, or have any corrections or additions, we would be happy to hear from you. Please address your correspondence to:

U S MICRO SALES Tech/Man Dept 15392 Assembly lane rev 050383 Huntington Beach, CA 92649





PARTS LIST

CPU REV B

· · · · · · · · · · · · · · · · · · ·						
P/N	DESCRIPTION	QTY.		P/N	DESCRIPTION	QTY.
<u>1-0000-06</u>	HTSNK-B	4	~i	1-3000-55	CK68PF	
<u> </u>	NUT 4-40	-4	-	1-3000-83	150 RES 2W	1
1-0000-24	SCRW4-40-A			1-3001-14	1.5 KRES	
<u>1-1000-06</u>	S1 CPU BD-B		-	1-3001-15	3 KRES	5
1-2000-05	14 PSOC	25		1-3001-17	4.7MF25VR	2
1-2000-06	16 P SOC	10	-	1-3001-28	390 RES	2
1-2000-07	18 P SOC			1-3001-46	100 MF 16 VRB	
1-2000-08	20 P SOC	<u> </u>	[] [1-7000-02	REG+5	2
1-2000-09	24 P SOC			1-7000-03	REG +12	<u>1</u> -
1-2000-10	28 P SOC		-	I-7000-05	REG -12	
<u> </u>	40 P SOC	1		1-7000-24	ZEN+5.6	
 <u>1-2000-45</u>	20 P CONN M	<u>-</u> -	 	1-7000-33	5.06 MXZXTL	
1-2000-50	26 P CONN M	¦ <u>-</u> -		I-7000-35	8 MHZXTAL	
1-2000-64	3 SNGLAP	5	-	1-7000-41	SHINT-BRG	8
1-2000-84	5 DUALAP	<u>-</u> -		1-7400-08	280 A DART	<u> </u>
1-3000-01	4.7 KRES			1-7400-09	Z8ØACPU	1
I-3000-32	14R302RPK	1 1		1-7400-10	1488	2
I-3000-33	14R472RPK			1-7400-11	1489	2
1-3000-39	.1 MF 50VR	13	.¦	1-7400-19	7404	T
1-3000-41	22 0 RES	2		1-7400-29	7474	
1-3000-47	4.7 MF 16 VR	6	- -	1-7400-32	8116	-
1-3000-50	47 KRES			I-7400-35	8216	2
1-3000-53	560 RES			I-7400-36	8251	- <u> </u> 2-
I-3000-54	8DIPSW		-	I-7400-37	8255	-
ľ		· I	_ ! _	_	, ¹	

PARTS LIST CPU REV B (CON'T)

······

4.

·-----

P/N	DESCRIPTION	QTY.	P/N	DESCRIPTION	QTY.
1-7400-45	9602	- <u>1</u> - -	1-7400-78	741510	
I-7400-53	74125	- 3-	1-7400-81	74LS14	- 1-1-
I-7400-63	74367	- 5 - -	I-7401-22	74LS30	-
1-7400-71	74LSØØ		1-7401-09	74LS244	
I-7400-72	74LSØ2	-	1-7401-12	74LS260	-
1-7400-74	741504	-	1-7401-23	74LS173	
1-7400-76	741508	╶╎╌╌┨╌╎╌	1-7401-34	74LS139	-

 $\label{eq:constraint} \left\{ \left| \left\langle {{{{\bf{x}}_{i}}} \right\rangle } \right\rangle = \left\{ {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}}_{i}}} \right\rangle = \left\{ {{{\bf{x}}_{i}} \right\}, \left| {{{\bf{x}}_{i}}} \right\rangle = \left\{ {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}}_{i}}} \right\rangle = \left\{ {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}}_{i}}} \right\rangle = \left\{ {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}}_{i}}} \right\rangle = \left\{ {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}}_{i}}} \right\}, \left| {{{\bf{x}$

PARTS LIST

CPU REV C

P/N	DESCRIPTION	QTY.	P/N	DESCRIPTION	QTY.
1-0000-06	HTSNK-B		1-3001-15	3 KRES	5
1-0000-13	NUT 4-40	4	1-3001-17	4.7 MF 25VR	2
1-0000-24	SCRW 4-40	4	1-3001-28	390 RES	2
1-1000-37	S1 CPU BD-C	·¦ <u>-</u> -¦	1-3001-46	100 MF 16VR B	<u>-</u> -
1-2000-05	14 P SOC	25	1-7000-02	REG +5	2
1-2000-06	16 P SOC	10	1-7000-13	78L12	
<u>I-2000-07</u>	18 P SOC	2	1-7000-14	79L12	1
1-2000-08	20 P SOC	- <u> </u> -	1-7000-33	5.06 MHZXTAL	<u>1</u>
1-2000-09	24 P SOC		1-7000-35	8 MF ZXTAL	
<u>I-2000-10</u>	28 P SOC	·	1-7000-41	SHUNT BRG	8
I-2000-11	40 P SOC	3	1-7400-08	Z80 A DART	
1-2000-45	20 P CONN M		1-7400-09	ZEØ A CPU	
1-2000-50	26 CONN M		1-7400-10	1488	2
1-2000-64	3 SNGLAP	-	- I-7400-II	1489	2
1-2000-65	4 DUALAP	-	1-7400-19	7404	
1-3000-01	4.7 KRES		1-7400-29	7474	<u> </u>
1-3000-32	14 R302 RPK		1-7400-32	8116	1-1
1-3000-33	14 R472 RPK	-	1-7400-35	8216	
1-3000-41	220 RES		1-7400-37	8255	
1-3000-47	4.7 MF 16VR		1-7400-45	9602	- <u>-</u>
1-3000-50	47 KRES	- <u>1</u>	1-7400-53	74125	3
1-3000-53	560 RES	-	1-7400-63	74367	5
1-3000-54	8 DIP SW	-¦	- 1-7400-71	74LS00	2
1-3000-55	CK68PF	-	1-7400-72	74LS02	3
I-3000-58	.1 MF 50VR	13	1-7400-74	74LSØ4	1
1-3001-14	1.5 KRES	-	- I-7400-76	74LSØ8	·

PARTS LIST CPU REV C (CON'T)

PARTS LIST CPU REV C (CON'T)

P/N	DESCRIPTION	QTY.
1-7400-81	74LS14	- -
1-7400-87	74LS74	- <u> </u>
1-7401-09	74LS244	
1-7401-12	74LS26Ø	
1-7401-22	74LS30	
1-7401-23	74LS173	
1-7401-34	74LS139	
1		_!!

<u>.</u>

×. . *



......

.

.....

_

....

•

BLOCK DIAGRAM

PROM 5:

S44 SYSGEM WITH VDC VIDEO BOARD & GEORGE RISK KEYBOARDS

PROM 6:

USED WITH MEMORY TEST STATION, FOR 32K STATIC RAM BOARDS USED WITH ITHACA AUDIO CPU AND VB1 VIDEO BOARD.

PROM 7:

MODIFIED PROM 5. CONSOLE I/O USE NEW DELTA S44 SERIAL Boards.

PROM 9: MODIFIED PROM 7. CAPABLE OF RUNNING IN S100 CPU'S REV "A" CPU

PROM 1.82

REV "A" CPU. HAS NO PROGRAMMABLE BAUD RATE, (OBSOLETE VERSION)

PROM 1.83 REV "B" & "A" CPU, HAS PROGRAMMABLE BAUD RATE IN REV "B" CPU.

12/20/82

PROM 1.85

REV "B" CPU VERSION, PROGRAM MODIFICATIONS:

 Prom "version" number returned in HL register pair on call to constat.

a a companya a companya

- 2, "X" command added to assist in de-bugging bank switched memory systems.
- 24 Lines are displayed on screen instead of original 15.
- 4. "VIEW or 'V' command also fills screen.
- 5. Floppy boot routine upon failure to boot seeks head out five tracks and homes drive. Also reports errors in English instead of hex.

PROM 1.95

REV "C" CPU VERSION OF THAT ABOVE.

PROM 2.80

SHUGART HARD DISK AS1400. REV "B" CPU (OBSOLETE VERSION) USED WITH CP/M 2.21S DATED BEFORE 5/22/81

PROM 2.81

MODIFIED VERSION OF PROM 2.80. TO BE USED WITH CP/M 2.21S DATED BEFORE 5/22/81 AND AFTER.

PROM 2.82

MODIFIED VERSION OF PROM 2.81. TO BE USED WITH REV "C" SIO CPU. PROM 2.85 MODIFED VERSION OF PROM 2.81. TO BE USED WITH CP/M 2.2 AND MP/M 2.0.

......

.....

° _

-

_

_

. –

-

-

-

- PROM 2,95
 - SAME AS 2.85 BUT FOR "C" CPU.
- PROM 3,80
- NEW PRIAM VERSION. USED WITH REV "B" CPU AND PRIAM CP/M AND MP/M DATED 5/22/81 AND LATER.
- PROM 3.81 NEW PRIAM VERSION. USED WITH REV "C" CPU AND PRIAM CP/M AND MP/M AND CP/NET DATED 5/22/81 AND LATER.
- PROM 3.82 NEW PRIAM VERSION MODIFIED FROM 3.81 FOR ALL REV CPU'S TO BOOT A CTRL A.B.C FOR THE PRIAM AND F FOR THE FLOPPY.

12/20/82

- PROM 3.85 NEW PRIAM VERSION MODIFIED FROM 3.81 FOR CP/M 2.2 AND MP/M 2.0.
- -30M 3.95 PRIAM VERSION FOR "C" CPU.
- HOM 4.00 PARALLEL KEYBOARD INTERFACE CONSOLE I/O. USED IN ADDS 25/120 TERMINALS. REV "B" CPU.
- 0M 4.84 PARALLEL KEYBOARD ADDS 25/120 TERMINALS AS OF 12/20/82 REV "B" CPU.
 - PROM 4.94 PARALLEL KEYBOARD ADDS 25/120 TERMINALS AS OF 12/20/82 BEV "C" CPU.
 - 290M 4.85 MODIFIED FOR SLAVE NET-WORK OPERATION. REV "C" CPU'S.
 - PROM 5.81 SMS 10 MEG SYSTEMS FOR REV "B" CPU. CP/M 2.2 AND MP/M 2.0
 - PROM 5.82 SMS 20 MEG SYSTEMS FOR REV "B" CPU. CP/M 2.2 AND MP/M 2.0
 - PROM 5.84 SMS 40 MEG SYSTEMS FOR REV "B" CPU. CP/M 2.2 AND MP/M 2.0
 - PROM 5.9X SERIES SAME AS 5.8X BUT FOR REV "C" CPU. PROM 6.8 WD DISK CONTROLLER WITH REV "B" CPU.

PROM 6,90

••••

~

WD DISK CONTROLLER WITH REV "C" CPU.

PROM 7,80

S100-12 SYSTEMS WITH IOMEGA DRIVES AND "B" CPU. PROM 7.90

S100-12 SYSTEMS WITH IOMEGA DRIVES AND "C" CPU.

APPENDIX A

CPU C ADDENDUM

NOTES TO MODIFY FOR USE WITH WDC HD ADAPTER.

- 1. Jumper from 8255 36 to CTC Socket pin 21.
- 2. Jumper from CTC Socket pin 22 to IC 7408 pin 2 just to the right and below the CTC Socket.



U. S. Micro Sales uses various manufacturers for its hard disk systems, Please check reference views in this manual for mechanical details.

Note the hard disk controller WD-1001-05 is interfaced to the CPU via the CTC socket with a 5 inch 28 pin to 28 pin cable.

The power supply for the drives is set up for +12 volts.

-

WDC PIGGYBACK REV A

PARTS LIST

PART NUMBER	DESCRIPTION	IQTY.I
I I-1000-43	WDC PCB	
1-2000-45	20 PIN MALE SOCKET	
I-2000-43	20 PIN FEMALE SOCKET	
I-2000-03	40 PIN MALE SOCKET	
I-2000-10	28 PIN IC SOCKET	1
I-2000-08	20 PIN IC SOCKET	1 1
I-2000-06	16 PIN IC SOCKET	3
I-3000-59	1K RESISTOR	3
1-3000-47	4.7 OHM 20V CAPACITOR	
I-3000-58	1 uf OV CAPACITOR	1
I-7401-43	74LS367	
I-7400-34	74LS139	1 1
I-7401-23	74LS173	
I-7401-55	74LS245	
		11



with lases.



ယ ယ



:



