

## DELTA PRODUCTS DP-CPU-B ADDENDUM

As you will notice, DELTA PRODUCTS is in the process of changing our CPU design. The new product will be referred to as the DP-CPU-B.

Several changes in appearance will be noted. Please refer to the enclosed parts layout pictorial to orient yourself during the following paragraphs.

### CHANGES THIS REV:

#### 1. PROGRAMABLE BAUD RATE:

The 8116 can now be written into under software control of the Z-80 at Port 0BH to set the baud rate without removing the board from the computer. The lower 4 bits program the CPU-B serial channel A and the upper 4 bits program channel B. The old baud rate switch may be read through IO Port 0BH. The 1.83 DP monitor prom reads this 8 bit switch and loads the 8116 accordingly. Your boot or system initializations software may choose to use these 8 bits (or some part of them) to signal other things to the system.

#### 2. POWER ON JUMPER DISABLE:

Jumper J9 when placed in the up position will cause the Z-80 to go to system RAM after a reset.

#### 3. E PROM DISABLE:

Jumper J6 when placed in the left position will permanently disable the E Prom. When enabled the Prom may be used exactly as it has been in the past.

#### 4. 2 MHZ/4 MHZ JUMPER:

The jumper (J2) enabling you to switch from 2 to 4 MHZ is now at the top of the board. See pictorial for new locations.

#### 5. VECTORED INTERRUPT RESPONSE:

A header at the top of the board (11A) connects the various interrupt and timing capabilities of the Zilog CTC timer chip (11B) to their chosen destinations. Boards without a "B" designation on the back side of the board under the baud rate crystal do not have the CTC functions implemented yet and should be used as "A" boards as far as vectored interrupts or CTC functions are concerned.

#### 6. IO PORT ADDRESSES:

The IO ports will be addressed at ports 0-F when Jumper J7 is in the right hand position, and 10H to 1FH when the Jumper is in the left hand position.



## TABLE OF CONTENTS

Section		Page
1.0	GENERAL DESCRIPTION .....	1
2.0	SERIAL IO BAUD RATE SELECT .....	2
2.2	PIN OUT OF SERIAL CONNECTOR .....	3
3.0 & 3.2	PARALLEL INTERFACE AND PIN OUT OF PARALLEL CONNECTOR .....	4
4.0	2 MHZ TO 4 MHZ JUMPER SELECT .....	4
5.0	2716 TO 2708 EPROM SELECT .....	5
6.0	VECTORED INTERRUPT RESPONSE .....	5
7.0	POWER ON JUMP CIRCUIT .....	6
8.0	MEMORY MANAGEMENT CIRCUIT .....	7
9.0	P-SYNC GENERATOR .....	7
10.0	WAIT STATE ON M1 CIRCUIT .....	8
11.0	DELTA PRODUCTS MONITOR .....	8
12.0	DEDICATED ON BOARD IO PORTS .....	10
13.0	BLOCK DIAGRAM .....	11
14.0	PARTS LAYOUT .....	12
15.0	PARTS LIST .....	13
	APPENDIX A 8251 INFORMATION SHEET	
	APPENDIX B 8255 INFORMATION SHEET	

An examination of any of these particular areas should answer most questions regarding the operation of the CPU.

If any additional questions should arise, please write the factory at:

DELTA PRODUCTS, INC.  
15392 Assembly Ln.,  
Huntington Beach, CA 92649  
Tel: (714) 898-1492



## Section 1.0

### GENERAL DESCRIPTION

The DP CPU is a multipurpose control card designed to run on the S-100 buss with a minimum of additional circuitry.

The product was designed in 1977 and put into production with some modification in 1978. A typical business or personal computer system can be configured with only three cards and a motherboard.

1. DP CPU-A
  - Z80 Central Processor
  - 2 Serial Programmable RS-232 IO Ports
  - 1 8255 24 Bit Parallel IO Port
  - M1 Wait State for 160% thruput enhancement with 450ns memory
  - 2708 or 5 Volt 2716 Power on Jump Eprom
  - Memory Management on A16 & A17
2. DP 32K-A
  - 32K multi-addressable memory featuring additional address lines A16 & A17 for parallel or extended addressing to 256K
3. DP DSK-A
  - Single or double density floppy disk controller using WD-1791 LSI chip. Works with Shugart, Siemens, Calcomp, Persci, etc. single or double sided drives.
4. DP MTH-A
  - 10 Slot shielded S-100 motherboard. Measures 10 x 7.5 inches. Mounts on stand-offs or rails.



## PIN OUT OF SERIAL CONNECTOR

	2	1
PORT A	GND	° GND
	XMIT DATA	° DTR
	RTS	° RCV DATA
	DSR	° CTS
	+5	° +12 P.U.
PORT B	-12 P.U.	° S19 GND
	XMIT DATA	° DTR
	RTS	° RCV DATA
	DSR	° CTS
	GND	° GND

- 3 -


## Section 3.0 and 3.2

### PARALLEL INTERFACE AND PIN OUT OF PARALLEL CONNECTOR

#### Parallel 8255 IO Port.

The Ports decoded for operation are: Port A = 04H B = 05H C = 06H CMD = 07H

The Parallel 8255 pin-out is as follows:




The 8255 chip tech sheet can be found in the appendix.

This chip is programmable in so many configurations that it is not possible to offer an adequate operational guide. Basically the device has three 8 bit ports, A, B, and C. A can be simultaneously input and output. B can be commanded to be an input or an output. C can be part in, part out or linked with A & B (4 bits each) for handshaking. We have included in the pinout the CS (chip select) line to the 8255. It may have some use in certain applications where buffers are remotely attached to the fairly weak output of the device.

## Section 4.0

### 2 MHZ TO 4 MHZ JUMPER SELECT

The DP CPU will run at 2 MHz or 4 MHz, as selected by jumper J2. This jumper is to the right near the bottom of the board. Coordinates: 10-D




NOTE: The clock signal that appears on the bus is always 2 MHz, regardless of the speed at which the CPU is running.



## Section 5.0

### 2716 TO 2708 EPROM SELECT

The DP Z80 CPU is designed for use with either a 2708 or a 5V only type of 2716 (Intel, Mostek). To select an Eprom move both jumpers J4 and J5 (near the top next to the 8255) to the upper position for a 2716 and to the lower position for a 2708.



The Eprom always occupies F800 – FFFF when enabled whether a 2708 or a 2716 is used.

If it is desired the DP CPU can be modified for use with the TI 2716 (+5V, -5V, +12V). The 2708/2716 jumpers should be in the 2708 position. Pins 18 and 20 are affected. Pin 18 is PD/PGM on the 5V part and CS on the TI part. Pin 20 is CS on the 5V part and A10 on the TI 2716. Therefore the following changes must be made on IC 8B.

From Pin	To Pin	
IC 8B 18	GND	} Cut these traces at IC 8B
IC 8B 20	CS	
IC 8B 18	IC 9C p6	} Install these jumpers on the back of the board
IC 8B 20	IC 5B p40	

## Section 6.0

### VECTORED INTERRUPT RESPONSE

The Z-80 CPU has three methods of responding to an interrupt. The DP CPU supports all three modes. They are: Mode 0, an instruction can be placed on the buss; Mode 1, restart to 0038H; Mode 2, upon initialization an upper page vector is loaded into the Z-80 I register. At interrupt response time, Z-80 will respond with an M1 + IOREQ (an impossible normal combination). At this time the lower page address (which will be added to the upper page previously stored in I register) should appear on the data buss. The Z-80 will use these two bytes to point to a software address where the address of the interrupt routine is to be found.

## SECTION 7.0

### POWER ON JUMP CIRCUIT

The DP CPU has an unusual and totally effective method of starting a computer after reset. Conceptually the 2708 or 2716 Eprom 'appears' at 0000H for the purpose of initializing the CPU. The Eprom may then be 'moved' to the last 2 K of ram and jumped to. What happens is the CPU executes a few instructions at 0000, and jumps to itself at 62 K. It then does a 'read' of an IO port which changes the on-board addressing structure. After inputting port 0A the Eprom may only be read at F800, not every 2 K boundary as was the case before.

Here is some sample code that works:

ORG0F800H

```
JMP F803      ;These three bytes will be executed at 0000H
IN 0AH        ;"Moves" Eprom, this is now F803
MVI A, 0AAH   ;Load Accumulator
OUT 03A       ;Initialize IO Port
              ***JUMP TO RAM HERE***
MVI A, 01H    ;Load Accumulator
OUT 09H       ;Remove Eprom
```

The Eprom may be left in the computer memory space at 62 K at all times or removed by writing a 01H into IO Port 9. Writing a 00H into IO Port 9 will bring it back. Ram and Eprom may exist simultaneously at either the initial 0000 reset location or at the subsequently directed F800 location. Memory writes or IO functions are not disturbed by the co-existence of the Eprom, only memory reads. By writing the correct code into Port 9, the Eprom may be toggled in and out disabling the ability to read from adjacent RAM.

The CPU is currently supplied without an Eprom to keep the cost low. If you should wish a program on a prom, we will burn one for a charge of \$15.00 and supply the prom for an additional \$10.00 (2708). We will type in up to 50 Bytes of code for this amount. Any size program will be burned providing it is supplied to us on a CPM compatible disk as a Hex file. We will guarantee the burn but you must guarantee the code.

To disable Power On Jump to Eprom:

Cut the trace from IC 13C, p 13 to IC 10C, p 11 (as shown) and install a jumper from pin 13, IC13 to ground (pin 7 on 13). With this modification, the Eprom can still be accessed normally from F800H to FFFF Hex, and it can also be enabled through IO port 0A Hex.

## Section 8.0

### MEMORY MANAGEMENT CIRCUIT

#### Memory Management Lines A16 and A17.

The Proposed IEEE S-100 standard has assigned buss pins 16 and 17 to be extended address bits A16 and A17 respectively. The DP CPU has an on board IO latches decoded to enable setting these lines to enable parallel banks of memory.

The DP Mem 32K memory boards will respond to this type of memory management scheme enabling 256K to exist on any given S-100 buss with no conflict.

To set or reset the address lines A16 and A17 simply output the desired bit pattern on IO port 08H. Bit 0 controls A16 and Bit 1 controls A17 and bits 2 through 7 are ignored.

Examples: To select the lowest 64K block of memory,

```
MVI A,00H  
OUT 08H      A16=0, A17=0
```

To select the highest 64K block of memory,

```
MVI A,03H  
OUT 08H      A16=1, A17=1
```


NOTE: A16 & A17 must be initialized in software to the desired levels after each system reset.

## Section 9.0

### P-SYNC GENERATOR

P-SYNC is a signal output by an 8080 to indicate that CPU status can be latched off the data bus.


This signal is not produced on the Z80, and therefore must be simulated in order to make a CPU S-100 compatible. This is done as accurately as possible by generating a P-SYNC on every  $\overline{MREQ}$  that is not a  $\overline{RFSH}$  and on every I/O operation. This circuitry is provided on the DIR Z80 CPU.



## Section 10.0

### WAIT STATE ON M1 CIRCUIT

Jumper J1 allows the user to insert 0 or 1 wait state to each instruction fetch (M1) cycle. J1 is located in the left third of the board near the top.



To get the best system performance at a low cost, it is highly advisable to run the CPU at 4 MHz with 450ns memory and one M1 wait state. The M1 wait state adds only one clock cycle (250ns) to each instruction and the shortest instruction is four clock cycles long. Therefore, the worst case improvement in system throughput is 160%, with a typical speed improvement of about 180%.

## Section 11.0

### DELTA PRODUCTS MONITOR

Upon reset the CPU will initialize port IO Port 2 and sign on. It will start at 0000, locate top of RAM and put its stack there. The DP monitor will respond to the following commands:

D = DUMP

Enter beginning address, ending address. A beginning address and a 'CR' will display 15 lines automatically. A 'CR' for a beginning address will enter 0000.

L = LOAD

Enter beginning address. 'CR' steps through memory. A '.' (period) stops entry.

M = MOVE

Enter source address, destination address, block length in Hex.

F = FILL

Enter starting address, ending address, character to fill.

V = VIEW

ASCII Dump to Monitor. + up one line, - down one line, 'CR' = 512 Bytes, Space bar = out.

G = GO

Enter destination address.

H = HEX STRING LOCATE

Enter starting address, ending address, string to locate.

**SPECIALS: (\* = not in 2708 [1K] version)**

- \* **R = READ**  
Cassette, Tarbell format. Enter destination address, block length in 1/4 K (255 Byte) segments. Will report "E" if checksum error.
- \* **W = WRITE**  
Write to cassette, Tarbell format. Enter source address, block length in 1/4 K (255 Byte) segments. "W" will appear after write.  
  
Control 'C' will execute Tarbell type floppy disc boot routine. Failure to boot will fall into trace function with error code in register A. (1 K version will report only 1771 error.)
- \* **TRACE TYPE register dump** may be enabled by placing a JMP to F815 (C3 15 F8) at 0038. Place a FF at the location in the program where the break-point is desired. In the act of executing a RST (0FFH) the CPU will push the current program counter onto the stack. It will be recovered by the trace routine and printed on the screen.

The following is an Entry jump table at the beginning of the prom:

F800	C3 XX XX	JMP MONINZ	;INITIALIZE ROUTINE
F803	C3 XX XX	JMP MONTR	;MONITOR W/O INIZ
F806	C3 XX XX	JMP CONIN	;CONSOLE INPUT ROUTINE
F809	C3 XX XX	JMP CONOUT	;CONSOLE OUTPUT ROUTINE
F80C	C3 XX XX	JMP LIST	;PRINTER DRIVER
F80F	C3 XX XX	JMP CASIN	;TARBELL CASSETTE
F812	C3 XX XX	JMP CASOUT	;TARBELL CASSETTE
F815	C3 XX XX	JMP TRACE	;TRACE OUTPUTS REGS ON SCREEN
F818	C3 XX XX	JMP CONST	;KEYBOARD STATUS
F81B	C3 XX XX	JMP INHX	;HEX INPUT TO BINARY [A REG]
F81E	C3 XX XX	JMP OUTHX	;BINARY TO HEX OUTPUT [B REG]
F821	C3 XX XX	JMP INADR	;2 HEX BYTES TO BINARY [H&L]
F824	C3 XX XX	JMP ADOUT	;ADDRESS TO CONOUT [H&L]

**Note:**

Version 1.82 and later of the DP monitor will sign on with a Hex address on the last line.

This is where the monitor has put its stack. If this address is less than the top of your current memory size, the monitor has encountered an error at that location. The monitor reads a Byte starting at Zero, compliments it, writes it out, reads it and compares it to what it wrote, if same it writes original byte back and goes on. When it detects write errors it puts its stack there, assuming it has found the top of Ram.


Filling memory with 55 Hex or AA Hex and resetting will do a quick and dirty alternate bit memory test.

Version 1.83 in later will output a constant string of Asterisks if it can find no memory.

## Section 12.0

### DEDICATED ON BOARD IO PORTS

Port	Function	R/W
0	UART A, Data	(RW)
1	UART A, Status, CMD	(RW)
2	UART B, Data	(RW)
3	UART B, Status, CMD	(RW)
4	8255 A	(RW)
5	8255 B	(RW)
6	8255 C	(RW)
7	8255 CMD	(W)
8	Memory Management	(W)
9	Enable/Disable Prom	(RW)
A	Reset Address Decode	(RW)
B-F	(Unavailable to off board use)	



BLOCK DIAGRAM





# Z80 CPU PARTS LIST

PART NO.	DESCRIPTION	QTY	LOCATING COORDINATES
CP100	BOARD	1	
8251	IC	2	B11-15
8255	IC	1	A8-10
Z80A	IC	1	B4-7
STD4	4MHZXTAL	1	D2
STD506	XTAL	1	D14
6073B	HEATSINK	4	A1-6
7805	REG	2	A1-2
7812	REG	1	A4
7912	REG	1	A6
609 2002	ANSLEY	1	A13
609 2602	ANSLEY	1	A9
341808	SWITCH	1	D13
950CP	PIN	7	
3.9KRES	RES	4	A13
.1BYCAP	CAP	1/	D5
475MT	TANT	9	A1-7
150.2RES	RES	1	A6
47KRES	RES	1	B2
390RES	RES	1	D2
3KRES	RES	1	D2
560RES	RES	1	D2
220RES	RES	2	D2
1.5KRES	RES	1	D2
19620	TANTCAP	1	B2
440SCR	SCREW	4	A1-4
440NUT	NUT	4	A1-4
1N3826	DIODE	1	A7
314A302	RPAK	1	B1
314A472	RPAK	1	C15
COM5016	IC	1	D15
8216	IC	2	D11,12
7404	IC	1	D3
7402	IC	2	D5,D6
74LS74	IC	3	C1,C13,C14
74LS00	IC	2	D1,C9
7408	IC	1	C12
74LS10	IC	1	C11
74LS139	IC	1	C10
74LS260	IC	1	C8
74367	IC	5	B3,C4-7
7430	IC	1	C3
74LS14	IC	1	C2
74125	IC	2	A4,B2
MC1488	IC	2	A11,15
MC1489	IC	2	A12,14
40PSOC	SOCKET	1	
28PSOC	SOCKET	2	
16PSOC	SOCKET	9	
24PSOC	SOCKET	1	
14PSOC	SOCKET	22	
18PSOC	SOCKET	1	
8602	IC	1	A2
7474	IC	1	D4
929834-01R	1X36 AP	1	
4.7KRES	RES	1	A1
CK68PF	CAP	1	A2



## **APPENDIX A**






## 8251 PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
  - Synchronous:
    - 5-8 Bit Characters
    - Internal or External Character Synchronization
    - Automatic Sync Insertion
  - Asynchronous:
    - 5-8 Bit Characters
    - Clock Rate — 1, 16 or 64 Times Baud Rate
    - Break Character Generation
    - 1, 1½, or 2 Stop Bits
    - False Start Bit Detection
- Baud Rate — DC to 56k Baud (Sync Mode)  
DC to 9.6k Baud (Async Mode)
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection — Parity, Overrun, and Framing
- Fully Compatible with 8080 CPU
- 28-Pin DIP Package
- All Inputs and Outputs Are TTL Compatible
- Single 5 Volt Supply
- Single TTL Clock

The 8251 is a Universal Synchronous Asynchronous Receiver Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using N-channel silicon gate technology.


PIN CONFIGURATION



Pin Name	Pin Function
D <sub>0</sub> -D <sub>7</sub>	Data Bus 8 Bits
C/S	Control or Data 1 to be Written or Read
R/D	Read Data Command
WR	Write Data or Control Command
CS	Chip Enable
CLK	Clock Pulse TTL
RESET	Reset
TxC	Transmitter Clock
TxD	Transmitter Data
RxC	Receiver Clock
RxD	Receiver Data
RxRDY	Receiver Ready: has character for 8080
TxRDY	Transmitter Ready: ready for char from 8080

Pin Name	Pin Function
DSR	Data Set Ready
OTR	Data Terminal Ready
SYNDET	Sync Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxE	Transmitter Empty
VCC	+5 Volt Supply
UND	Ground

BLOCK DIAGRAM



### Modem Control

The 8251 has a set of control inputs and outputs that can be used to simplify the interface to almost any Modem. The modem control signals are general purpose in nature and can be used for functions other than Modem control, if necessary.

### DSR (Data Set Ready)

The DSR input signal is general purpose in nature. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test Modem conditions such as Data Set Ready.

### DTR (Data Terminal Ready)

The DTR output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for Modem control such as Data Terminal Ready or Rate Select.

### RTS (Request to Send)

The RTS output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modem control such as Request to Send.

### CTS (Clear to Send)

A "low" on this input enables the 8251 to transmit data (serial) if the Tx EN bit in the Command byte is set to a "one."

### Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the Tx D output pin.

### Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.


### TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. It can be used as an interrupt to the system or for the Polled operation the CPU can check TxRDY using a status read operation. TxRDY is automatically reset when a character is loaded from the CPU.

### TxE (Transmitter Empty)

When the 8251 has no characters to transmit, the TxE output will go "high". It resets automatically upon receiving a character from the CPU. TxE can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode. TxE is independent of the TxEN bit in the Command instruction.

In SYNchronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be transmitted automatically as "fillers". TxE goes low as soon as the SYNC is being shifted out.



### TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the frequency of TxC is equal to the actual Baud Rate (1X). In Asynchronous transmission mode, the frequency of TxC is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Rate.

For Example:

If Baud Rate equals 110 Baud,  
TxC equals 110 Hz (1x)  
TxC equals 1.76 kHz (16x)  
TxC equals 7.04 kHz (64x).

The falling edge of TxC shifts the serial data out of the 8251.

## 8251 BASIC FUNCTIONAL DESCRIPTION

### General

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 8080 Microcomputer System. Like other I/O devices in the 8080 Microcomputer System its functional configuration is programmed by the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

### Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted or received by the buffer upon execution of IN/OUT or I/O instructions of the 8080 CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer.

### Read/Write Control Logic

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

### RESET (Reset)

A "high" on this input forces the 8251 into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional definition. Minimum RESET pulse width is 6 t<sub>CPY</sub>.

### CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode (4.5 times for asynchronous mode).

### WR (Write)

A "low" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

### RD (Read)


A "low" on this input informs the 8251 that the CPU is inputting data or status information, in essence, the CPU is reading from the 8251.

### C/D (Control/Data)

This input, in conjunction with the WR and RD inputs informs the 8251 that the word on the Data Bus is either a data character, control word or status information.  
1 = CONTROL 0 = DATA

### CS (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected.



C/D	RD	WR	CS	
0	0	1	0	8251 - DATA BUS
0	1	0	0	DATA BUS - 8251
1	0	1	0	STATUS - DATA BUS
1	1	0	0	DATA BUS - CONTROL
X	1	1	0	DATA BUS - 3 STATE
X	X	X	1	DATA BUS - 3 STATE

## DETAILED OPERATION DESCRIPTION

### General

The complete functional definition of the 8251 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize the 8251 to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD PARITY etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251 is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251 is ready to receive a character. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251. On the other hand, the 8251 receives serial data from the MODEM or I/O device, upon receiving an entire character the RxRDY output is raised "high" to signal the CPU that the 8251 has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU read operation.

The 8251 cannot begin transmission until the TxEN (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxO output will be held in the marking state upon Reset.

### Programming the 8251

Prior to starting data transmission or reception, the 8251 must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251 and must immediately follow a Reset operation (internal or external).

The control words are split into two formats.

1. Mode Instruction
2. Command Instruction

#### Mode Instruction


This format defines the general operational characteristics of the 8251. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251 by the CPU, SYNC characters or Command instructions may be inserted.

#### Command Instruction

This format defines a status word that is used to control the actual operation of the 8251.

Both the Mode and Command instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251 for data communication.

All control words written into the 8251 after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251 at any time in the data block during the operation of the 8251. To return to the Mode Instruction format a bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251 back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.



The second SYNC character is required if the Mode Instruction has programmed the 8251 to single character internal SYNC. Mode: Both SYNC characters are required if MODE instruction has programmed the 8251 to ASYNC mode.

Typical Data Block

### Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to the RxO pin.

### Receiver Control

This functional block manages all receiver-related activities.

### RxRDY (Receiver Ready)

This output indicates that the 8251 contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or for Polled operation the CPU can check the condition of RxRDY using a status read operation. RxRDY is automatically reset when the character is read by the CPU.

### RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the frequency of RxC is equal to the actual Baud Rate (1x). In Asynchronous Mode, the frequency of RxC is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier, it can be 1x, 16x or 64x the Baud Rate.

For Example: If Baud Rate equals 300 Baud,  
 RxC equals 300 Hz (1x)  
 RxC equals 4800 Hz (16x)  
 RxC equals 19.2 kHz (64x).  
 If Baud Rate equals 2400 Baud,  
 RxC equals 2400 Hz (1x)  
 RxC equals 38.4 kHz (16x)  
 RxC equals 153.6 kHz (64x).


Data is sampled into the 8251 on the rising edge of RxC.

NOTE: In most communications systems, the 8251 will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxR and RxR will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

### SYNDET (SYNC Detect)

This pin is used in SYNChronous Mode only. It is used as either input or output, programmable through the Control Word. It is reset to "low" upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251 has located the SYNC character in the Receive mode. If the 8251 is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.

When used as an input, (external SYNC detect mode), positive going signal will cause the 8251 to start assembling data characters on the falling edge of the next RxO. Once in SYNC, the "high" input signal can be removed. The duration of the high signal should be at least equal to the period of RxC.





8251 Interface to 8080 Standard System Bus

### Synchronous Mode (Transmission)

The Tx<sub>D</sub> output is continuously high until the CPU sends its first character to the 8251 which usually is a SYNC character. When the CTS line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of Tx<sub>C</sub>. Data is shifted out at the same rate as the Tx<sub>C</sub>.

Once transmission has started, the data stream at Tx<sub>D</sub> output must continue at the Tx<sub>C</sub> rate. If the CPU does not provide the 8251 with a character before the 8251 becomes empty, the SYNC characters (or character if in single SYNC word mode) will be automatically inserted in the Tx<sub>D</sub> data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251 is empty and SYNC characters are being sent out. TxEMPTY goes low when SYNC is being shifted out (See Figure below). The TxEMPTY pin is internally reset by the next character being written into the 8251.



Mode Instruction Format, Synchronous Mode


### Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the internal SYNC mode has been programmed, the receiver starts in a HUNT mode. Data on the Rx<sub>D</sub> pin is then sampled in on the rising edge of Rx<sub>C</sub>. The content of the Rx buffer is continuously compared with the first SYNC character until a match occurs. If the 8251 has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin. The high level can be removed after one Rx<sub>C</sub> cycle.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost.



Synchronous Mode, Transmission Format


### Mode Instruction Definition

The 8251 can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251 the designer can best view the device as two separate components sharing the same package. One Asynchronous the other Synchronous. The format definition can be changed "on the fly" but for explanation purposes the two formats will be isolated.

### Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251 automatically adds a Start bit (low level) and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the Tx<sub>D</sub> output. The serial data is shifted out on the falling edge of Tx<sub>C</sub> at a rate equal to 1, 1/16, or 1/64 that of the Tx<sub>C</sub>, as defined by the Mode Instruction. BREAK characters can be continuously sent to the Tx<sub>D</sub> if commanded to do so.


When no data characters have loaded into the 8251 the Tx<sub>D</sub> output remains "high" (marking) unless a Break (continuously low) has been programmed.



Mode Instruction Format, Asynchronous Mode

### Asynchronous Mode (Receive)

The Rx<sub>D</sub> line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center. If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the Rx<sub>D</sub> pin with the rising edge of Rx<sub>C</sub>. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. This character is then loaded into the parallel I/O buffer of the 8251. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN flag is raised (thus the previous character is lost). All of the error flags can be reset by a command instruction. The occurrence of any of these errors will not stop the operation of the 8251.





\*NOTE: IF CHARACTER LENGTH IS DEFINED AS 5, 6 OR 7 BITS THE UNUSED BITS ARE SET TO "ZERO"


Asynchronous Mode




## APPLICATIONS OF THE 8251

Asynchronous Serial Interface to CRT Terminal.  
DC 9600 Baud

Asynchronous Interface to Telephone Lines



Synchronous Interface to Terminal or Peripheral Device




Synchronous Interface to Telephone Lines

## COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251 has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further "control writes" (C/D = 1) will load the Command Instruction. A Reset operation (internal or external) will return the 8251 to the Mode Instruction Format.



Command Instruction Format


## STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251 has facilities that allow the programmer to "read" the status of the device at any time during the functional operation.

A normal "read" command is issued by the CPU with the C/D input at one to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt driven environment.

Status update can have a maximum delay of 16 clock periods.



Status Read Format

Note 1 TxDY status bit has similar meaning as the TxDY output pin. The former is not conditioned by CTS and TxE, the latter is conditioned by both CTS and TxE.

i.e. TxDY status bit = DB Buffer Empty  
TxDY pin out = DB Buffer Empty - CTS - TxE

**A.C. CHARACTERISTICS**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{V} \pm 5\%$ ;  $\text{GND} = 0\text{V}$

**BUS PARAMETERS:** (Note 1)**READ CYCLE**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
$t_{AR}$	Address Stable Before READ (CS, C/D)	50		ns	
$t_{RA}$	Address Hold Time for READ (CS, C/D)	5		ns	
$t_{RR}$	READ Pulse Width	430		ns	
$t_{RD}$	Data Delay from READ		350	ns	$C_L = 100\text{ pF}$
$t_{DF}$	READ to Data Floating	25	200	ns	$C_L = 100\text{ pF}$ $C_L = 15\text{ pF}$
$t_{RV}$	Recovery Time Between WRITES (Note 2)	6		$t_{CY}$	

**WRITE CYCLE**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
$t_{AW}$	Address Stable Before WRITE	20		ns	
$t_{WA}$	Address Hold Time for WRITE	20		ns	
$t_{WW}$	WRITE Pulse Width	400		ns	
$t_{DW}$	Data Set Up Time for WRITE	200		ns	
$t_{WD}$	Data Hold Time for WRITE	40		ns	

NOTES: 1. AC timings measured at  $V_{OH} = 2.0$ ,  $V_{OL} = .8$ , and with load circuit of Figure 1.  
2. This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when  $\text{TxRDY} = 1$ .

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias. . . . .  $0^\circ\text{C}$  to  $70^\circ\text{C}$   
Storage Temperature . . . . .  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$   
Voltage On Any Pin  
With Respect to Ground. . . . .  $-0.5\text{V}$  to  $+7\text{V}$   
Power Dissipation . . . . . 1 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{V} \pm 5\%$ ;  $\text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$V_{IL}$	Input Low Voltage	.5		0.8	V	
$V_{IH}$	Input High Voltage	2.0		$V_{CC}$	V	
$V_{OL}$	Output Low Voltage			0.45	V	$I_{OL} = 1.6\text{mA}$
$V_{OH}$	Output High Voltage	2.4			V	$I_{OH} = -100\mu\text{A}$
$I_{DL}$	Data Bus Leakage			50	$\mu\text{A}$	$V_{OUT} = .45\text{V}$ $V_{OUT} = V_{CC}$
				10	$\mu\text{A}$	
$I_{HL}$	Input Leakage			10	$\mu\text{A}$	$V_{IN} = V_{CC}$
$I_{CC}$	Power Supply Current		45	80	mA	

**CAPACITANCE**

$T_A = 25^\circ\text{C}$ ;  $V_{CC} = \text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$C_{IN}$	Input Capacitance			10	pF	$f_c = 1\text{MHz}$
$C_{IO}$	I/O Capacitance			20	pF	Unmeasured pins returned to GND.




**TEST LOAD CIRCUIT:**

Figure 1.

**TYPICAL  $\Delta$  OUTPUT DELAY VS.  $\Delta$  CAPACITANCE (nS)**


## READ AND WRITE TIMING




## TRANSMITTER CLOCK AND DATA




## RECEIVER CLOCK AND DATA




## Tx RDY AND Rx RDY TIMING (ASYNC MODE)



## INTERNAL SYNC DETECT



## EXTERNAL SYNC DETECT



## OTHER TIMINGS:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
$t_{CY}$	Clock Period (Note 3)	.420	1.35	$\mu$ S	
$t_{PW}$	Clock Pulse Width	220	.7 $t_{CY}$	ns	
$t_{R,TF}$	Clock Rise and Fall Time	0	50	ns	
$t_{DTx}$	TxD Delay from Falling Edge of TxCLK		1	$\mu$ S	$C_L = 100$ pF
$t_{SRx}$	Rx Data Set-Up Time to Sampling Pulse	2		$\mu$ S	$C_L = 100$ pF
$t_{HRx}$	Rx Data Hold Time to Sampling Pulse	2		$\mu$ S	$C_L = 100$ pF
$f_{Tx}$	Transmitter Input Clock Frequency				
	1x Baud Rate	DC	56	KHz	
	16x and 64x Baud Rate	DC	520	KHz	
$t_{TPW}$	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		$t_{CY}$	
	16x and 64x Baud Rate	1		$t_{CY}$	
$t_{TPD}$	Transmitter Input Clock Pulse Delay				
	1x Baud Rate	15		$t_{CY}$	
	16x and 64x Baud Rate	3		$t_{CY}$	
$f_{Rx}$	Receiver Input Clock Frequency				
	1x Baud Rate	DC	56	KHz	
	16x and 64x Baud Rate	DC	520	KHz	
$t_{RPW}$	Receiver Input Clock Pulse Width				
	1x Baud Rate	12		$t_{CY}$	
	16x and 64x Baud Rate	1		$t_{CY}$	
$t_{RPD}$	Receiver Input Clock Pulse Delay				
	1x Baud Rate	15		$t_{CY}$	
	16x and 64x Baud Rate	3		$t_{CY}$	
$t_{Tx}$	TxRDY Delay from Center of Data Bit		16	$t_{CY}$	$C_L = 50$ pF
$t_{Rx}$	RxRDY Delay from Center of Data Bit		20	$t_{CY}$	
$t_{IS}$	Internal SYNDET Delay from Center of Data Bit		25	$t_{CY}$	
$t_{ES}$	Internal SYNDET Set-Up Time Before Falling Edge of RxCLK		16	$t_{CY}$	
$t_{TxE}$	TxEMPTY Delay from Center of Data Bit		16	$t_{CY}$	$C_L = 50$ pF
$t_{WC}$	Control Delay from Rising Edge of WRITE (TxCLK, DTR, RTS)		16	$t_{CY}$	
$t_{CR}$	Control to READ Set-Up Time (DSR, CTS)		16	$t_{CY}$	

3. The TxCLK and RxCLK frequencies have the following limitations with respect to CLK.  
 For 1x Baud Rate,  $f_{Tx}$  or  $f_{Rx} < 1/30 t_{CY}$   
 For 16x and 64x Baud Rate,  $f_{Tx}$  or  $f_{Rx} < 1/4.5 t_{CY}$

4. Reset Pulse Width = 6  $t_{CY}$  minimum



## **APPENDIX B**





IMPROVE

## 8255A


### PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40 Pin Dual-In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The 8255A is a general purpose programmable I/O device designed for use with microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bi-directional Bus mode which uses 8 lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking.

Other features of the 8255A include bit set and reset capability and the ability to source 1 mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.

#### PIN CONFIGURATION



**(RESET)**

**Reset:** A "high" on this input clears all internal registers including the Control Register and all ports (A, B, C) are set to the input mode.

**Group A and Group B Controls**

The functional configuration of each port is programmed by the systems software. In essence, the 8080 CPU "outputs" a control word to the 8255. The control word contains information such as "mode", "bit set", "bit reset" etc. that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A — Port A and Port C upper (C7-C4)

Control Group B — Port B and Port C lower (C3-C0)

The Control Word Register can **Only** be written into. No Read operation of the Control Word Register is allowed.



**Ports A, B, and C**

The 8255 contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255.

**Port A:** One 8-bit data output latch/buffer and one 8-bit data input latch.

**Port B:** One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

**Port C:** One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

**8255 BLOCK DIAGRAM****PIN CONFIGURATION****PIN NAMES**

D <sub>7</sub> -D <sub>0</sub>	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0-A1	PORT ADDRESS
PA7-PA0	PORT A (BIT)
PB7-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
V <sub>CC</sub>	+5 VOLTS
GND	0 VOLTS

**8255 DETAILED OPERATIONAL DESCRIPTION****Mode Selection**

There are three basic modes of operation that can be selected by the system software:



Mode 0 — Basic Input/Output

Mode 1 — Strobed Input/Output

Mode 2 — Bi-Directional Bus

When the RESET input goes "high" all ports will be set to the Input mode (i.e., all 24 lines will be in the high impedance state). After the RESET is removed the 8255 can remain in the Input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single OUTPUT instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.


**Basic Mode Definitions and Bus Interface****Mode Definition Format**

The Mode definitions and possible Mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255 has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

**Single Bit Set/Reset Feature**

Any of the eight bits of Port C can be Set or Reset using a single OUTPUT instruction. This feature reduces software requirements in Control-based applications.






Bit Set/Reset Format


## Operating Modes

## Mode 0 (Basic Input/Output)

This functional configuration provides simple Input and Output operations for each of the three ports. No "hand-shaking" is required; data is simply written to or read from a specified port.



Mode 0 (Basic Input)



Mode 0 (Basic Output)

When Port C is being used as status control for Port A or B these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

## Interrupt Control Functions

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

## INTE flip-flop definition

(BIT-SET) - INTE is SET - Interrupt enable

(BIT-RESET) - INTE is RESET - Interrupt disable

Note: All Mask flip flops are automatically reset during mode selection and device Reset.









## Mode 0 Basic Functional Definitions

























- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.

## MODE 0 PORT DEFINITION CHART

A				B				GROUP A				GROUP B			
D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	PORT A				PORT C (UPPER)	PORT B				PORT C (LOWER)	
0	0	0	0	0	OUTPUT				OUTPUT 0	OUTPUT				OUTPUT	OUTPUT
0	0	0	0	1	OUTPUT				OUTPUT 1	OUTPUT				OUTPUT	INPUT
0	0	0	1	0	OUTPUT				OUTPUT 2	INPUT				INPUT	OUTPUT
0	0	0	1	1	OUTPUT				OUTPUT 3	INPUT				INPUT	INPUT
0	0	1	0	0	OUTPUT				INPUT 4	OUTPUT				OUTPUT	OUTPUT
0	0	1	0	1	OUTPUT				INPUT 5	OUTPUT				OUTPUT	INPUT
0	0	1	1	0	OUTPUT				INPUT 6	INPUT				INPUT	OUTPUT
0	0	1	1	1	OUTPUT				INPUT 7	INPUT				INPUT	INPUT
1	0	0	0	0	INPUT				OUTPUT 8	OUTPUT				OUTPUT	OUTPUT
1	0	0	0	1	INPUT				OUTPUT 9	OUTPUT				OUTPUT	INPUT
1	0	0	1	0	INPUT				OUTPUT 10	INPUT				INPUT	OUTPUT
1	0	0	1	1	INPUT				OUTPUT 11	INPUT				INPUT	INPUT
1	0	1	0	0	INPUT				INPUT 12	OUTPUT				OUTPUT	OUTPUT
1	0	1	0	1	INPUT				INPUT 13	OUTPUT				OUTPUT	INPUT
1	0	1	1	0	INPUT				INPUT 14	INPUT				INPUT	OUTPUT
1	0	1	1	1	INPUT				INPUT 15	INPUT				INPUT	INPUT

## MODE 0 CONFIGURATIONS





## Operating Modes

### Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

#### Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

## Input Control Signal Definition

## STB (Strobe Input)

A "low" on this input loads data into the input latch.

## IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

## INTR (Interrupt Request)


A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

## INTE A


Controlled by bit set/reset of PC<sub>4</sub>.

## INTE B

Controlled by bit set/reset of PC<sub>2</sub>.



Mode 1 Input



Mode 1 (Strobed Input)

## Output Control Signal Definition

## OBF (Output Buffer Full F/F)

The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK input being low.

## ACK (Acknowledge Input)

A "low" on this input informs the 8255 that the data from Port A or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

## INTR (Interrupt Request)


A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by ACK is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of WR.

## INTE A


Controlled by bit set/reset of PC<sub>6</sub>.

## INTE B


Controlled by bit set/reset of PC<sub>2</sub>.




Mode 1 Output




Mode 1 (Strobed Output)



Mode 1 (Strobed Input)



Mode 1 (Strobed Output)





Mode 2 (Bi-directional)

NOTE Any sequence where WR occurs before ACK and STB occurs before RD is permissible.  
 (INTR = IBF · MASK · STB · RD · OBF · MASK · ACK · WR)

## Combinations of Mode 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.



## Operating Modes

## Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

## Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

## Bi-Directional Bus I/O Control Signal Definition

## INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

## Output Operations

## OBF (Output Buffer Full)

The OBF output will go "low" to indicate that the CPU has written data out to Port A.

## ACK (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

## INTE 1 (The INTE Flip-Flop associated with OBF)

Controlled by bit set/reset of PC<sub>6</sub>.

## Input Operations

## STB (Strobe Input)


A "low" on this input loads data into the input latch.

## IBF (Input Buffer Full F.F.)


A "high" on this output indicates that data has been loaded into the input latch.

## INTE 2 (The INTE Flip-Flop associated with IBF)

Controlled by bit set/reset of PC<sub>4</sub>.




## Mode 2




## Mode 2 (Bi-directional)

NOTE Any sequence where  $\overline{WR}$  occurs before  $\overline{ACK}$  and  $\overline{STB}$  occurs before  $\overline{RD}$  is permissible.  
( $\text{INTR} = \text{IBF} \cdot \text{MASK} \cdot \text{STB} \cdot \overline{RD} \cdot \text{OBF} \cdot \text{MASK} \cdot \text{ACK} \cdot \overline{WR}$ )


MODE 2 AND MODE 0 (INPUT)




MODE 2 AND MODE 0 (OUTPUT)



MODE 2 AND MODE 1 (OUTPUT)



MODE 2 AND MODE 1 (INPUT)



Mode 2 Combinations

MODE DEFINITION SUMMARY TABLE

	MODE 0		MODE 1		MODE 2	
	IN	OUT	IN	OUT	GROUP A ONLY	
PA0	IN	OUT	IN	OUT	↔	↔
PA1	IN	OUT	IN	OUT	↔	↔
PA2	IN	OUT	IN	OUT	↔	↔
PA3	IN	OUT	IN	OUT	↔	↔
PA4	IN	OUT	IN	OUT	↔	↔
PA5	IN	OUT	IN	OUT	↔	↔
PA6	IN	OUT	IN	OUT	↔	↔
PA7	IN	OUT	IN	OUT	↔	↔
PB0	IN	OUT	IN	OUT	—	—
PB1	IN	OUT	IN	OUT	—	—
PB2	IN	OUT	IN	OUT	—	—
PB3	IN	OUT	IN	OUT	—	—
PB4	IN	OUT	IN	OUT	—	—
PB5	IN	OUT	IN	OUT	—	—
PB6	IN	OUT	IN	OUT	—	—
PB7	IN	OUT	IN	OUT	—	—
PC0	IN	OUT	INTR <sub>B</sub>	INTR <sub>B</sub>	I/O	I/O
PC1	IN	OUT	IBF <sub>B</sub>	IBF <sub>B</sub>	I/O	I/O
PC2	IN	OUT	STB <sub>B</sub>	ACK <sub>B</sub>	I/O	I/O
PC3	IN	OUT	INTR <sub>A</sub>	INTR <sub>A</sub>	INTR <sub>A</sub>	INTR <sub>A</sub>
PC4	IN	OUT	STB <sub>A</sub>	I/O	STB <sub>A</sub>	STB <sub>A</sub>
PC5	IN	OUT	IBF <sub>A</sub>	I/O	IBF <sub>A</sub>	IBF <sub>A</sub>
PC6	IN	OUT	I/O	ACK <sub>A</sub>	ACK <sub>A</sub>	ACK <sub>A</sub>
PC7	IN	OUT	I/O	IBF <sub>A</sub>	IBF <sub>A</sub>	IBF <sub>A</sub>

MODE 0  
OR MODE 1  
ONLY

## Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs —

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs —

Bits in C upper (PC7-PC4) must be individually accessed using the bit set/reset function.

Bits in C lower (PC3-PC0) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

## Source Current Capability on Port B and Port C


Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

## Reading Port C Status


In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.



Mode 1 Status Word Format





Mode 2 Status Word Format


## APPLICATIONS OF THE 8255

The 8255 is a very powerful tool for interfacing peripheral equipment to the 8080 microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.


Each peripheral device in a Microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service routine and becomes an extension of the systems software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the Detailed Operational Description, a control word can easily be developed to initialize the 8255 to exactly "fit" the application. Here are a few examples of typical applications of the 8255.



## Keyboard and Display Interface




Keyboard and Terminal Address Interface




Digital to Analog, Analog to Digital

Basic Floppy Disc Interface



Basic CRT Controller Interface

Machine Tool Controller Interface



Distributed Intelligence Multi-Processor Interface

## ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to +150°C  
 Voltage on Any Pin  
   With Respect to Ground ..... -0.5V to +7V  
 Power Dissipation ..... 1 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS  $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ ,  $V_{CC} = +5V \pm 5\%$ ,  $GND = 0V$ 


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC}$	V	
$I_{OL}(DB)$	Output Low Current (Data Bus)	2.5		mA	$V_{OL} = 0.45V$
$I_{OL}(PER)$	Output Low Current (Peripheral Port)	1.7		mA	$V_{OL} = 0.45V$
$I_{OH}(DB)$	Output High Current (Data Bus)	-400		$\mu A$	$V_{OH} = 2.4V$
$I_{OH}(PER)$	Output High Current (Peripheral Port)	-200		$\mu A$	$V_{OH} = 2.4V$
$I_{DAR}^{(1)}$	Darlington Drive Current	-1.0	-4.0	mA	$R_{EXT} = 750\Omega$ , $V_{EXT} = 1.5V$
$I_{CC}$	Power Supply Current		120	mA	
$I_{IL}$	Input Leakage		10	$\mu A$	$V_{IN} = V_{CC}$
$I_{OFL}$	Output Float Leakage		10	$\mu A$	$V_{OUT} = GND + 0.45 \cdot V_{CC}$

Note: 1. Adaptable on any 8 pins from Ports Band C.

CAPACITANCE  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = GND = 0V$ 

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
$C_{IN}$	Input Capacitance			10	pF	$f_c = 1\text{MHz}$
$C_{IO}$	I/O Capacitance			20	pF	Unmeasured pins returned to GND

## TEST LOAD CIRCUIT (FOR DB)



\*  $V_{EXT}$  IS SET AT VARIOUS VOLTAGES DURING TESTING TO GUARANTEE THE SPECIFICATION.



# 8255A

## A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ , $V_{CC} = +5\text{V} \pm 5\%$ , $GND = 0\text{V}$

### BUS PARAMETERS:

#### READ:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
$t_{AR}$	Address Stable Before READ	0		ns	
$t_{RA}$	Address Stable After READ	0		ns	
$t_{RR}$	READ Pulse Width	300		ns	
$t_{RD}$	Data Valid From READ		250	ns	$CL = 100\text{ pF}$
$t_{DF}$	Data Float After READ		150	ns	$CL = 100\text{ pF}$

$t_{RV}$	Time Between READS and/or WRITES	10		ns	$CL = 15\text{ pF}$
----------	----------------------------------	----	--	----	---------------------


#### WRITE:

$t_{AW}$	Address Stable Before WRITE	0		ns	
$t_{WA}$	Address Stable After WRITE	20		ns	
$t_{WW}$	WRITE Pulse Width	400		ns	
$t_{DW}$	Data Valid To WRITE (T.E.)	100		ns	
$t_{WD}$	Data Valid After WRITE	30		ns	


#### OTHER TIMINGS

$t_{WB}$	$\overline{WR}=1$ To Output		350	ns	$CL = 100\text{ pF}$
$t_{BR}$	Peripheral Data Before $\overline{RD}$	0		ns	
$t_{BR}$	Peripheral Data After $\overline{RD}$	0		ns	
$t_{AK}$	ACK Pulse Width	300		ns	
$t_{ST}$	STB Pulse Width	500		ns	
$t_{PS}$	Per. Data Before T.E. Of STB	0		ns	
$t_{PH}$	Per. Data After T.E. Of STB	180		ns	
$t_{AO}$	ACK=0 To Output		400	s	$CL = 100\text{ pF}$
$t_{AF}$	ACK=1 To Output Float		250	ns	$CL = 100\text{ pF}$
		20			$CL = 15\text{ pF}$
$t_{WOB}$	$\overline{WR}=1$ To $\overline{OBF}=0$		650	ns	$CL = 100\text{ pF}$
$t_{AOB}$	ACK=0 To $\overline{OBF}=1$		350	ns	$CL = 100\text{ pF}$
$t_{SIB}$	STB=0 To $\overline{IBF}=1$		300	ns	$CL = 100\text{ pF}$
$t_{RIB}$	$\overline{RD}=1$ To $\overline{IBF}=0$		300	ns	$CL = 100\text{ pF}$
$t_{RIT}$	$\overline{RD}=0$ To $\overline{INTR}=0$		400	ns	$CL = 100\text{ pF}$
$t_{SIT}$	STB=1 To $\overline{INTR}=1$		300	ns	$CL = 100\text{ pF}$
$t_{AIT}$	ACK=1 To $\overline{INTR}=1$		350	ns	$CL = 100\text{ pF}$
$t_{WIT}$	$\overline{WR}=0$ To $\overline{INTR}=0$		850	ns	$CL = 100\text{ pF}$

Note: Period of master pulse must be at least 500ns during or after power on.  
Subsequent Reset pulse can be 500 ns min.



Mode 0 (Basic Input)



Mode 0 (Basic Output)

10-174

